




# 13"/15" Intel Skylake ULT Platform Block Diagram





HDMI



Need apply PN

SKL\_ULT ?

1 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20


REV = 1

4 OF 20


REV = 1

4 OF 20

Reserve EDP\_HPD opposites circuit!



eDP\_COMPIO and ICOMPIO signals should be shorted near balls and routed with typical impedance <25 mohms



Close to Chipset

Need apply PN

SKL\_ULT ?

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20

REV = 1

4 OF 20


REV = 1

Close to EC



Processor pull-up (CPU)  
TO BE REPLACED WITH 1K OHMS FOR SKL.  
470 OHM IS FOR I/P


PLACE NEAR CPU





## SkyLake ULT Processor (DDR3L)


Need apply PN

Need apply PN






SKL\_ULT ?  
REV = 1 11 OF 20 ?




## PCH Pull-high/low(CLG)



0508 LAN\_WAKE# reserve 10K OHM to +3VS5

### For DS3 Sequence





### PLTRST#(CLG)


Check Q2010 Rise/Fall time less than 100ns



### System PWR\_OK(CLG)



Close to CPU side  
H\_VCCST\_PWRGD trace 0.3" - 1.5"



**CLOSE TO CPU  
PLACE THE PU RESISTORS**



PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE






0506 Change R254, R266 from 0 OHM to shurtpad

**PROJECT : Y62P/Y63P**  
Quanta Computer Inc.




Size Custom	Document Number <b>05 -- SKYPAKE 6/20 (POWER-1)</b>
----------------	--


Date: Wednesday, May 20, 2015 Sheet 5 of 42






Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTX</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed








SKL\_ULT 13 OF 20  
REV = 1








+1.0V\_DEEP\_SUS 13,15,16,35,36  
+VCCSTPLL 2,4,5,6,36,37




**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R466 ~1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R468 ~1K 4

+3V\_DEEP\_SUS 4,11,12,14,15,16,18  
 +3V 2,4,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39  
 +3VSS 4,15,16,28,29,30,33,35,36,39




## GPIO Pull UP



## PCH SPI ROM(CLG)


Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

## 4M SPI ROM Socket




U14 &amp; U15 footprint 要重疊

Need place to TOP




## PCH SPI ROM(CLG)



R1/R2/R3/R4/R5/R7 close to U15 pin

## SMBus/Pull-up(CLG)




+3V\_DEEP\_SUS 4,10,12,14,15,16,18  
+3V 2,4,10,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39

# Functional Strap Definitions


**DESIGN NOTE:**  
**WEAK PULL UP RESISTOR PRESENT ON THIS NET**




**TOP SWAP OVERRIDE**  
**HIGH - TOP SWAP ENABLE**  
**LOW-DISABLED**  
**HIGH-LPC SELECTED FOR SYSTEM FLASH**  
**WEAK INTERNAL PD**




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).  
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




**No Boot:**  
The signal has a weak internal pull-down.  
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  
**Bit 10      Boot BIOS Destination**  
0            SPI  
1            LPC



**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



**No Boot:**  
The signal has a weak internal pull-down.  
0 = LPC is selected for EC.  
1 = eSPI is selected for EC.


+3V 2,4,10,11,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39  
+3V\_DEEP\_SUS 4,10,11,14,15,16,18

Cardreader

WLAN

HDD

LAN



PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port1	Un-used	Port0	Un-used
Port2	Un-used	Port1	CardReader
Port3	Un-used	Port2	WLAN
Port4	Un-used	Port3	LAN
Port5	CardReader	Port4	Un-used
Port6	WLAN	Port5	Un-used
Port7	HDD		
Port8	Un-used		
Port9	LAN		
Port10	Un-used		



USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0 MB-1
PORT-2	NC
PORT-3	USB3.0 MB-2
PORT-4	NC


USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	Cobime USB3.0 MB-1
PORT-2	Cobime USB3.0 MB-2
PORT-3	Camera
PORT-4	Sensor HUB
PORT-5	NC
PORT-6	USB2.0 Small Board
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC


0506 Change R402 from 0 OHM to shurtpad




## RTC Circuitry(RTC)




The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.




0512 Change Y3 from BG624000044 to BG624000107  
0512 Change C456, C460 from 12pF to 22pF  
0514 Change C456, C460 from 22pF to 27pF  
0520 Change C456, C460 from 27pF to 33pF




\* Please be noted ISH\_GP[0:7] (Multiplexed with GPP\_A12, GPPA\_17, GPP\_A[18:23]) are in PCH Primary Well Group A, when ESI[Multiple] is xed with GPP\_A[0:15]) is enable, VCCPGPPA should be supplied by 1.8V. That means the signaling level of all the Primary Well Group A signals including ISH\_GP[0:7] will be 1.8V.




Pin-to-pin comparison diagram for SKL ULT and REV\_1. The diagram shows two columns of pins, one for SKL ULT and one for REV\_1. Pins are connected by lines, some of which are highlighted in red. A large diagonal watermark "Unauthorized Copy" is overlaid on the diagram. The diagram is divided into sections: U17G, AUDIO, SKL ULT, and Need apply PN. The SKL ULT section is further divided into SDO/SDXC and BOARD ID. The REV\_1 section is divided into BOARD ID and GPP. The diagram shows connections for various pins, including ACZ\_SYNC, ACZ\_BCLK, ACZ\_SDOOUT, ACZ\_SDOIN0, ACZ\_RST#, SS2P\_SFRM, SS2P\_SCLK, SS2P\_TXD, SS2P\_RXD, GPP\_D19, GPP\_D20, GPP\_D17, GPP\_D18, ACZ\_SPKR, HDA\_SYNC, HDA\_BCLK, HDA\_SDO, HDA\_SDI, HDA\_RST, GPP\_G0, GPP\_G1, GPP\_G2, GPP\_G3, GPP\_G4, GPP\_G5, GPP\_G6, GPP\_G7, GPP\_A17, GPP\_A18, GPP\_A19, GPP\_A20, GPP\_A21, GPP\_A22, GPP\_A23, GPP\_A24, GPP\_A25, GPP\_A26, GPP\_A27, GPP\_A28, GPP\_A29, GPP\_A30, GPP\_A31, GPP\_A32, GPP\_A33, GPP\_A34, GPP\_A35, GPP\_A36, GPP\_A37, GPP\_A38, GPP\_A39, GPP\_A40, GPP\_A41, GPP\_A42, GPP\_A43, GPP\_A44, GPP\_A45, GPP\_A46, GPP\_A47, GPP\_A48, GPP\_A49, GPP\_A50, GPP\_A51, GPP\_A52, GPP\_A53, GPP\_A54, GPP\_A55, GPP\_A56, GPP\_A57, GPP\_A58, GPP\_A59, GPP\_A60, GPP\_A61, GPP\_A62, GPP\_A63, GPP\_A64, GPP\_A65, GPP\_A66, GPP\_A67, GPP\_A68, GPP\_A69, GPP\_A70, GPP\_A71, GPP\_A72, GPP\_A73, GPP\_A74, GPP\_A75, GPP\_A76, GPP\_A77, GPP\_A78, GPP\_A79, GPP\_A80, GPP\_A81, GPP\_A82, GPP\_A83, GPP\_A84, GPP\_A85, GPP\_A86, GPP\_A87, GPP\_A88, GPP\_A89, GPP\_A90, GPP\_A91, GPP\_A92, GPP\_A93, GPP\_A94, GPP\_A95, GPP\_A96, GPP\_A97, GPP\_A98, GPP\_A99, GPP\_A100.









for DS3




**PROJECT : Y62P/Y63P**  
Quanta Computer Inc.

Size	Document Number	Rev
	16 -- HSW XDP & APS	1A
Date: Wednesday, May 20, 2015	Sheet 16 of 42	





## For EMI RESERVE




## Place these Caps near So-Dimm0.

1uF/10uF 4pcs on each side of connector





Quanta Confidential






		<b>PROJECT : Y62P/Y63P</b> Quanta Computer Inc.	
Size Custom	Document Number <b>RTD2136</b>		Rev 1A
Date: Wednesday, May 20, 2015		Sheet	19 of 42

# LID Switch

0506 Change R102 from 0 OHM to shurtpad



eDP Conn.

20




0514 Change L1 from CX301T02000 to CX301T03000

0506 Change CN2 footprint from lvds-50671-04041-001-40p-1 to LVDS-51519-04001-001-40P-L



0506 Change R99, R106 from 0 OHM to shurtpad




**PROJECT : Y62P/Y63P**  
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
LCD CONN/LID/CAM		
Date: Wednesday, May 20, 2015	Sheet 20 of 42	



0415 Change CN19 footprint from  
hdmi-96-0014-01-19p to  
hdmi-hmrbl-ak520c-19p-smt



## EMI Solution




Stuff PS8201A:  
DEL ALL

Stuff PS8201A:  
Ra :unstuff  
Qa: unstuff


Stuff PS8201A  
Rb: stuff

## HDMI SMBus Isolation




Stuff PS8201A:  
Qb:unstuff

Close to HDMI connector




2,4,10,11,12,13,14,15,16,17,18,20,22,23,24,25,26,27,29,30,31,37,39  
22,35  
22,23,26,27,39

+3V  
+1.5V  
+5V




Head Phone out



Audio Board

FAN




2,4,10,11,12,13,14,15,16,17,18,20,21,22,24,25,26,27,29,30,31,37,39  
21,22,26,27,39  
4,25,33,34,35,36,37,38,39

+3V  
+5V  
+5VS5

	<b>PROJECT : Y62P/Y63P</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number
Audio/AMP HPA022642RTJR		Rev 1A
Date: Wednesday, May 20, 2015		Sheet 23 of 42



Size Custom	Document Number <b>RTL 8161/RJ45</b>	Rev 1A
Date: Wednesday, May 20, 2015	Sheet 24 of 42	






### SATA HDD Connector(Cable type)


Bypass CAP close conn






## SATA Re-driver



**Ra & Rb need place close**




HOST

**DEVICE**

LED1	PN	
Dual Color	BEWH0009ZA0	stuff R370, unstuff R573
Single Color	BEWH0046Z00	stuff R573, unstuff R370

**SATA LED**




SATA re-driver IC  
stuff Rb,Cb , unstuff Ra,Ca

unstuff SATA re-driver IC  
stuff Ra,Ca , unstuff Rb,Cb

## TPM (2.0)

Address

	<b>BADD</b>
<b>HIGH</b>	<b>4EH/4F</b> (default)



2,4,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,27,29,30,31,37,39  
21,22,23,27




**PROJECT : Y62P/Y63P**  
Quanta Computer Inc.



Size Custom	Document Number <b>HDD/mSATA/FAN/LED</b>	Rev
Date: Wednesday, May 20, 2015	Sheet 26 of 42	




Power Button Connector




Pin define is different  
Power Board does not shared with Y6x !!




Touch Pad Connector




KEYBOARD Con.



KEYBOARD PULL-UP




Accelerometer Sensor




15" KB backlight only


(Default 15" Stuff)  
(13" Un-Stuff)




# Mini Card WLAN/BT(Optional)




## Support Wake Function(Reserve)





## For EMI Suggestion




Q506 Change R188, R436 from 0 OHM to shortpad



## Hole



Q520 skip this storage mode




Input	RD	CP	D	Q	Output	Q
SD	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H

Input	RD	CP	D	Q	Output	Q
SD	H	H	T	L	L	H
H	H	H	T	H	H	L

[1] H = HIGH voltage level;  
L = LOW voltage level;  
X = don't care.

[1] H = HIGH voltage level;  
L = LOW voltage level;  
T = LOW-to-HIGH CP transition;  
Q<sub>next</sub> = state after the next LOW-to-HIGH CP transition.




**PROJECT : Y62P/Y63P**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	WLAN/G-Sensor/G-CLK/TS	1A
Date: Wednesday, May 20, 2015	Sheet 28 of 42	

2,4,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,30,31,37,39  
4,10,15,16,28,30,33,35,36,39


+3V  
+3VS5

20MIL



20MIL


U19  
\*IT8350E\_LQFP-48



USB for Host




USB



GPIO

IT8350E  
LQFP-48

Note: Place all capacitors close to IT8350.



20MIL

10MIL (For PLL Power)

+3V

+3VPLL

L10

\*BLM15PX181SN1D

+3V

C316

\*0.1U/16V\_4

AVCC

14,29  
14  
14  
14  
14  
14,29,30

COOL SENSE  
ISH\_GYRO\_DRDY  
ISH\_GYRO\_INT  
ISH\_AE\_INT  
ISH\_ACC\_INT  
DISABLE KB



Close to CN3

GPI0

R446

\*0.4

Close to U23

SMINT0

R427

\*0.4

Close to CN3

SMINT1

R421

\*0.4

Close to U23

SMINT2

R433

\*0.4

Close to U23

SMINT3

R453

\*0.4

Close to U23

GPI5

R211

\*0.4

Close to U23

COOL SENSE 14,29

COOL SENSE 14,29

COOL SENSE 14,29

COOL SENSE 14,29

COOL SENSE 14,29

COOL SENSE 14,29

Reserved SMBus channel 0 for debugging & updating FW  
Reserved  
SMBus channel 4 for connecting the Sensor (G-sensor)

Reserved TX/RX for debugging

if no use ADC function,  
please pull down to GND  
SMINTx for sensor interrupt

GPG2 can't floating


External crystal is must be item  
when USB func. is used !

32.768kHz clock lines:

- If possible, please avoid using any through-hole.
- Please make the trace length short, and the trace width wide enough.
- The spacing to the closest neighbor should be wide enough.

## Accelerometer Sensor


Put it on MB side



Close to U9

To Sensor Hub SMBUS

Close to U23







0415 Del TS Co-Lay CN6



PROJECT : Y62P/Y63P  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	ITE8350/HP9DS0/HP3DC2	1A
Date: Wednesday, May 20, 2015	Sheet 29 of 42	

0428 Change Net from  
IMVP\_PWRGD to PCH\_SLP\_S0\_N  
connect to U4.96 for Modern  
Stand by




### Adapter select for EC

### adapter Type check



0520 Change R127, R128 from NI to I



Close to EC Pin

This pull-down resistor is lesson form Pike(Y0D)		Quanta Computer Inc.	
The circuit will fix leakage current when EC drawing mirror code/HW initial process		Size Custom	Rev 1A
		Document Number IT8987E/AX	

2,4,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,37,39



+3V

Reserve for EMI

SD_D0	EC36	5.6P/16V_4
SD_D1	EC37	5.6P/16V_4
SD_D2	EC33	5.6P/16V_4
SD_D3	EC34	5.6P/16V_4

SP1	SD_D1	MS_D1
SP2	SD_D0	MS_D0
SP3	SD_CLK	MS_D0
SP4	SD_CMD	MS_D2
SP5	SD_D3	MS_D3
SP6	SD_D2	MS_CLK
SP7	SD_WP	MS_BS

Share Pin  
SD / MMC





0304  
Change R365 from 33 Ohm to 27 Ohm

CLOSE CONN

CARD READER

CN23







Size Custom	Document Number <b>Charger (BQ24780)</b>	Rev 1A
Date: Wednesday, May 20, 2015	Sheet 32 of 42	




# DC/DC +3VS5/+5VS5


+3VS5 4,10,15,16,28,29,30,35,36,39  
+5VS5 4,23,25,34,35,36,37,38,39






2014/12/17 updated




USB charge support	Ra	Rb
Napa (No support)	Stuff	N/A
Whisky (Support)	N/A	Stuff



+VIN 20,27,32,33,34,37,38  
 +3VS5 4,10,15,16,28,29,30,33,36,39  
 +5VS5 4,23,25,33,34,36,37,38,39  
 +1.0V\_DEEP\_SUS 9,13,15,16,36  
 +1.8V\_DEEP\_SUS 9,15





TDC: 3A



**TDC:0.12A**



### Block C


## Modern StandBy


### Support Modern standby mode

1. Remove Ra/Rc & stuff Rb/Rd
2. stuff block C & D

**<= 65usec full  
load ready**

**TDC:0.26A**






CPU CORE  
TDC: 25A  
EDP: 40A

VCCGT  
TDC: 22A  
EDP: 45A

+3V	2,4,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,39
+VIN	20,27,32,33,34,35,38
+5VS5	4,23,25,33,34,35,36,38,39
+VCCSA	6,38
+VCCGT	7
+VCCSTPLL	2,4,5,6,9,36
+VCC_CORE	5



**PROJECT : Y62P/Y63P**  
Quanta Computer Inc.

Size Custom	Document Number CPU VR IC (NCP81206)	Rev 1A
Date: Wednesday, May 20, 2015	Sheet 37	of 42

+VIN 20,27,32,33,34,35,37  
 +5VS5 4,23,25,33,34,35,36,37,39  
 +VCCSA 6,37

